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Abstract— The purpose of this paper is to investigate the 
impact of repetitive short circuit events on the remaining useful 
lifetime of 1.0-kV/ 22-A SiC MOSFETs. Mixed accelerated power 
cycling tests, together with the different number of short-circuit 
repetitions, have been performed to provide a concrete 
estimation of short-circuit impact. The experimental results of 
short circuit waveforms show an increasing gate leakage current 
with the increasing number of repetitions. Due to the higher on-
state voltage, induced by short circuit degradation, the devices 
withstand higher temperature swing during power cycling test 
compared to their initial condition, which accelerates the aging 
process and is related to the number of repetitive short circuits. 
Keywords—Silicon Carbide (SiC) power MOSFET; reliability; 
short-circuit; power cycling; 
I.  INTRODUCTION 
Silicon Carbide (SiC) MOSFETs are becoming a more 
efficient alternative to silicon IGBTs beyond 600 V [1]. Under 
short circuit conditions, SiC MOSFETs may have 5-10 times 
the peak current density of Silicon IGBTs due to the smaller 
die area and thinner N- drift layer. This higher instantaneous 
power, combined with smaller thermal capacitance, results in 
a lower short-circuit withstand time [2]. Since short-circuit 
withstand time is an important parameter of the power 
semiconductor device which enables robust performance in 
many power electronic applications, several fast short-circuit 
detection techniques have now been demonstrated, which 
allow SiC MOSFETs to withstand short circuit events without 
device destruction [3] [4].  
Previous works have focused on performing either power-
cycling [5] or short-circuit tests [6], separately to investigate 
the reliability of SiC MOSFETs. The difference in short-
circuit robustness between healthy and degraded devices has 
also been studied [7]. However, thanks to the development of 
fast short-circuit protection, the device may undergo many 
times of non-destructive short circuits along its whole lifetime 
[8]. Therefore, the impact of repetitive short circuit events on 
the remaining useful lifetime of SiC MOSFETs needs to be 
considered. 
In this paper, a power cycling test without short-circuit 
stress is performed first as a reference. Then three different 
number of short-circuit repetitions are introduced into three 
power cycling tests with the same temperature condition to 
investigate the impact of repetitions. 
II. TEST SETUP AND APPROACH 
A. Test Setup 
The Device Under Test (DUT) is a commercial 1000-V/ 
22-A, 120 mΩ SiC MOSFET, manufactured by CREE with 3rd 
planar technology and separate driver source pin.  
The schematic and appearance of the power cycling test 
are shown in Fig. 1 and Fig. 2, separately. The DC source 
supply (Delta Elektronica SM 70-45 D) provides a constant 
current Iload. A power module from IXYS with two 1200-V/ 
85-A IGBTs is used as the main switches. The DUT1 and 
DUT2 operate in a complementary mode with 0.5 ms overlap 
during the test. Independent gate drivers with adjustable 
output voltage (CREE CRD-001) are used for both IGBTs and 
DUTs. Their signals are controlled by an ARM mbed 
LPC1768, which also streams real-time data to PC.  
The on-state drain-source voltage of both DUT1 and 
DUT2 (VDS,on) are monitored during each cycle. When the 
DUT switches off, a small current (I1 = I2 = 20 mA) injects 
through the body diode to estimate the junction temperature 















Fig. 1.  Schematic of power cycling test. 
affect the measurement. Since the MOS-channel may conduct 
current at zero bias, leading to an inaccurate relationship 
between the Tj and body diode voltage (VSD), the off-state gate 
source voltage is set to -4 V at both initial calibration stage 
and power cycling tests. A controllable heater and forced air 
cooling system are used to control the mean junction 
temperature. The selected power cycling condition is from 70 
ºC (Tj_min) to 130 ºC (Tj_max) by adjusting the Iload and external 
heater. The turn-on/off time (ton/toff) is 2 s/ 2 s and the positive 
gate-source voltage (VGS) is set to 15 V for each test. 
  The repetitive short-circuit tests are performed with a 
2.4-kV/ 10-kA Non-Destructive Tester (NDT) described in 
[9], and the schematic is shown in Fig. 3. To ensure the 
repetitive condition and avoid short circuit destruction such as 
thermal runaway, the short-circuit energy needs to be lower 
than the critical energy. Therefore, according to previous work 
[10], the drain-source voltage (VDS) is set to 600 V and VGS is 
+15 V/-4 V with 20 Ω external gate resistance. The short-
circuit pulse time duration is equal to 2.2 µs, and the case 
temperature is 25 ºC. During each short-circuit repetition, the 
drain current (ID), VDS and VGS are recorded.  
B. Test Approach 
The experimental approach flow chart can be seen in Fig. 
4. At first, static characteristics are measured to select the 
matched devices as DUTs, named from S1 to S8. Then, two 
devices (S1 and S2) are used to perform a power cycling test 
without any short-circuit stress and the number of cycles to 
failure (Nf) is recorded. In step 3, three new devices (S3, S5, 
and S7) are power-cycled up to 10%·Nf cycles, at which point 
a short-circuit stress of 40, 80, and 120 short circuits are 
applied separately. As a reference, three other devices (S4, S6, 
and S8) are performed without short circuit stress, 
respectively, and their other function is to keep the settings 
consistent (i.e. Iload) when the power cycling tests continue to 
perform after 10%·Nf cycles. In addition, the relationship 
between VSD and Tj is recalibrated after the repetitive short-
circuit tests.   
III. EXPERIMENTAL RESULTS 
The test results of S1 and S2 without short-circuit stress 
are shown in Fig. 5. During each power cycle, the maximum 
junction temperature (Tj_max), minimum junction temperature 
(Tj_min) and on-state drain-source voltage (VDS,on) are recorded. 
With the number of cycles increasing, both devices exhibit an 
increasing trend of VDS,on and Tj_max after 20 k cycles. The 
device S2 failed at 30.4 k cycles, which is considered to be Nf. 
Therefore, the power cycling of the device S3, S5  and S7 
stopped after 3 k cycles (10%·Nf) in the following tests, 
respectively, and different number of short-circuit repetitions 
were applied at this point.  








































Fig. 4.  Flow chart of mixed accelerated power cycling test combined 
with different degrees of short-circuit degradation. 








































Fig. 5.  Power cycling test for device S1 and S2 without short-circuit stress 
















Fig. 3.  Schematic of repetitive short-circuit test. 
are recorded by oscilloscopes. The results of the first and last 
short-circuit repetition are shown in Fig. 6.  All the devices 
have consistent short circuit waveforms in the beginning. 
However, since the device S3, S5, and S7 withstood 40, 80, and 
120 short-circuit repetitions, separately, they have different 
degrees of degradation, showing as lower peak short-circuit 
current and gate-source voltage at the last repetition. 
If the gate-source voltage at 2 µs, which is close to the 
end of the pulse, is extracted as a degradation indicator, the 
gate leakage current at 2 µs can be calculated by the quotient 
of the voltage drop across the external gate resistor. Fig. 7 
shows that the gate leakage current increases gradually with 
the number of short-circuit repetitions. This phenomenon can 
be explained by gate oxide degradation [11].  
To ensure accurate temperature estimation, the 
relationship between the VSD and Tj is recalibrated again after 
the repetitive short-circuit tests, as can be seen in Fig. 8. All 
three devices show a significant variation owing to gate 
degradation. In contrast, the device S4, S6, and S8 without 
short-circuit stress remain the same values after the power 
cycling tests as shown in Fig. 9. 
Thereafter, power cycling tests continued after different 
degrees of short-circuit degradation. Although the output 
positive voltage of the gate drivers still keep 15 V as before, 
the measured gate-source voltage for the device S3, S5, and S7 
reduce to 14.2 V, 11.8 V, and 11.1 V, respectively. Therefore, 
the on-state drain-source voltage (VDS,on) increases suddenly as 
shown in Fig. 10.  
With the larger number of short-circuit repetitions, the 
device has a higher VDS,on and the increased conduction loss 
leads to a further higher maximum junction temperature 
(Tj_max) and junction temperature swing (∆Tj) in Fig. 11. The 
more severe temperature condition exacerbates the aging 
process and the device S3, S5 and S7 fail after 4.88 k, 5.25 k, 
and 6.3 k cycles, respectively. In contrast, the other three 
devices without undergoing any short-circuit stress show 
stable VDS,on and ∆Tj until the tests are stopped. 
Compared to the experimental results from the device S1, 
the number of cycles to failure reduces significantly with 



































Fig. 6.  Short-circuit waveforms (VDS, ID and VGS) of the device S3, S5 and 
S7 (only the first and last repetition are presented). 










































Fig. 7.  Repetitive short-circuit tests for the device S3, S5 and S7 (VDS = 
600 V, tSC= 2.2 µs, VGS= +15/-4 V). Calculated gate leakage current at 2 
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Fig. 8.  Relationship between body diode voltage (VSD) and junction 
temperature (Tj) of the device S3, S5 and S7 (ID = 20 mA) before the power 
cycling and after short-circuit tests. 
Junction temperature, Tj (ºC)



























 Fig. 9.  Relationship between body diode voltage (VSD) and junction 
temperature (Tj) of the device S4, S6 and S8 (ID = 20 mA) before and after 
the power cycling tests. 
 
 
becomes non-negligible, the impact of short-circuit events can 
be transferred to a higher accelerated condition.   
IV. CONCLUSIONS 
The paper presents the impact of short-circuit degradation 
on the remaining useful lifetime of 1000-V/ 22A SiC 
MOSFETs with a third planar technology. Mixed accelerated 
aging test, together with different number of short-circuit 
repetitions have been performed.  After repetitive short-circuit 
tests, different degrees of gate degradation are observed. 
Experimental results show that the larger number of short 
circuits leads to a much higher VDS,on and ∆Tj during the power 
cycling tests, resulting in a less remaining useful lifetime. 
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Fig. 10.  On-state drain-source voltage (VDS,on) variation during power 
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Fig. 11.  Maximum and minimum junction temperature variation 
during power cycling test for the device S3, S5 and S7 with different 
degrees of short-circuit stress. 
 
